Abstract-In Europe, the FLUXONICS Foundry develops fabrication processes and design kits for superconductor digital and mixed-signal circuits. We describe the implementation of the "European Roadmap for Superconductor Electronics" into the recent foundry process for superconductor digital electronics. Following the hierarchical cell-based design strategy, we developed a design kit with basic cells. We present experimental results of the process quality, the verified operation margins of the library cells, and the results of low-and high-speed investigations of test circuits. The process is suitable for the integration of complex digital and mixed-signal circuits for smart multichannel superconductor sensor applications with a digital interface.
I. INTRODUCTION

M
ODERN imaging systems require integrated signal processing to operate large sensor arrays. For example, today's digital photograph cameras have more than 10 million pixels. Only the on-chip combination of sensors and digital components, so-called smart sensors, allows the controlling and processing of such a large number of analog signals. The digital complementary metal-oxide-semiconductor electronics [1] was and is the pioneer in increasing the complexity of integrated electronics [2] . In a similar way, the superconductor digital rapid single flux quantum (SFQ) (RSFQ) electronics [3] , [4] can increase the complexity of superconductor-based sensor arrays. For example, large transition edge bolometer arrays [5] , [6] for camera application require multiplexing operation for a large but feasible number of control lines and read out wires [7] , [8] . RSFQ electronics is a promising way to integrate the multiplexer circuit into the superconductor sensor circuit [9] , [10] . Another application combining RSFQ circuit and analog sensor is the read out of superconductor single-photon nanowire detectors [11] , [12] .
There is a long history of in-depth research programs in RSFQ electronics, and fabrication has now reached a mature level in Japan [13] - [15] and in the United States [16] - [19] . Foundries for superconductor electronics have been established in both countries. Hypres, Inc., [20] in the United States provides processes with critical current densities of 30, 1000, and 4500 A/cm 2 with four and six wiring layers. ISTEC-SRL [21] in Japan fabricates circuits with 2.5 and 10 kA/cm 2 with up to nine wiring layers. Current R&D programs are concentrating on improving the energy efficiency of superconductor electronics [22] - [27] , which is necessary for high-performance computing systems. In Europe, the interest and support is focused on advanced multichannel sensor applications, which require the integration of complex mixed-signal systems.
One institution in Europe developing and engineering superconductor electronics is FLUXONICS Foundry [28] . We, at FLUXONICS Foundry, are developing the RSFQ process by following the European roadmap on superconductive electronics [29] . The objective of this paper is to present our recent fabrication process. Similar to [30] and [31] , we discuss the characterization of Josephson tunnel junctions. Thereafter, we describe an appertaining design kit. Low-and high-frequency tests of RSFQ circuits demonstrate the application potential of the recent FLUXONICS Foundry fabrication process.
II. PROCESS DESCRIPTION
The fabrication process at FLUXONICS Foundry uses niobium (Nb) as superconductor and Josephson tunnel junctions utilizing a thin aluminum-aluminum oxide (Al−Al 2 O 3 ) barrier layer [32] . The topological circuit elements are prepared by photolithography engineering on thermally oxidized silicon wafers with a diameter of 100 mm. An I-line projection lithography tool with a field reduction of 5:1 allows a resolution of 0.6 μm, a placement accuracy of 0.5 μm, and an overlap from layer to layer of 1.0 μm. For all layers, the photoresist AZ5214E is used in positive tone and in image reversal regime. The fabrication process is certified by the DIN EN ISO9001:2008. A cross section of a Josephson tunnel junction shunted with a resistor is shown in Fig. 1 .
The layer package of the complete RSFQ wafer consists of three superconductor niobium (Nb) layers (ground plane M0, a lower wire M1, and an upper wire M2), a Mo layer (resistor R1), a gold layer (bond pad R2), a stack T1 of Nb, Al, Al 2 O 3 , and Nb for the Josephson tunnel junctions, and isolation layers of Nb 2 O 5 and SiO 2 (I0A, I0B, I0C, I1A, I1B, and I2). To remove electrical connections necessary for the anodization During the deposition, a thin fraction of Al is oxidized, and the new stack consists of Nb, Al, Al 2 O 3 , and Nb. The thickness of Al 2 O 3 is in the range of 1 nm and defines the critical current density J C . In our RSFQ process, the value of J C is 1 kA/cm 2 . The electrical properties of the thin Al layer are dominated by the Nb layers. Due to the proximity effect, it behaves like a superconductor. A process step of anodization of M1 and T1 defines the area of the Josephson tunnel junctions and builds a first isolation layer on top of M1. The latter is similar to the IOA anodization step of M0 at the beginning. Therefore, all Nb wiring areas in M0 and M1 as well as the Josephson tunnel junctions of T1 have to be connected to the wafer anodization terminal. The temporary connections, which are necessary for anodization, are cut by a subsequent etch step using RIE in CF 4 plasma. RSFQ electronics requires Josephson junctions with a nonhysteretic behavior. A shunt resistor of molybdenum (Mo) controls the damping and represses the hysteresis of the tunnel junctions [33] . The Mo layer is deposited to give a sheet resistance of 1 Ω by sputtering technique and is patterned by the lift-off technique. A SiO 2 layer protects the Mo against air and environmental influences. To improve the bonding conditions, all bonding pads are covered with a thin layer of gold (Au). A SiO layer on top is structured with the lift-off technique and protects the chip.
III. PROCESS CHARACTERIZATION
Each wafer has to pass a characterization procedure consisting of measurements of critical currents I C of the Josephson tunnel junctions, of resistances, of inductances, and of all their tolerances. If all parameters fall within the target range, then the functional RSFQ tests follow. In Table II , the target values of parameters are listed.
The target deviation contains the systematic errors and represents the difference between the nominal value and the on-chip mean value for a standard chip size of 5 mm × 5 mm. The spread includes the random errors and is the on-chip standard deviation of a Gaussian-distributed parameter. Unified test circuits for the measurement of the parameters are placed on each wafer. The tests consist of resistors and unshunted and shunted Josephson junctions. The sheet inductances between relevant wire combinations are measured with parallel field superconducting quantum interference device (SQUID) structures. Furthermore, the normal resistance R N and the subgap resistance R S at 2 mV of Josephson tunnel junctions are analyzed. We define, for our process, a product I C × R N of more than 1.4 mV and a ratio R S /R N of more than 20 as parameters for high-quality Josephson tunnel junctions. The active elements for superconductor electronic circuits are Josephson tunnel junctions. The target deviation of the critical current I C and the parameter spread σ inside the circuit both influence the margin of operation of RSFQ circuits in an inversely proportional manner. Therefore, to achieve a higher integration level, the deviations from a target value of I C have to be as small as possible.
To estimate the target deviation and spread σ of I C , a series connection of 200 equal Josephson tunnel junctions is measured. In the current-voltage diagram (Fig. 2) , the I C values of all Josephson tunnel junctions are visible due to the related voltage jumps. Fig. 3 shows a histogram of critical current values within a 1-μA interval. This histogram is typical for our series connection of equal Josephson tunnel junctions. We Fig. 4 . Gumble probability plot and (dotted line) fit of the data in Fig. 3 . The data points differing from the fit line can be classified as lower shift I C data.
use the positive and negative parts of the current-voltage plot (Fig. 2) to compensate a possible offset which was originated by a trapped flux; therefore, the total number of values is 400. For the junctions under investigation, the fitted Gaussian plot has a mean value of 241 μA with a σ of 4.4 μA or 1.8%. For these Josephson tunnel junctions with a nominal I C of 250 μA, the measured target deviation is −3.6%, and therefore, they fulfill the target value of ±20% listed in Table II. However, it can be recognized that the histogram does not represent a pure Gaussian distribution but rather a sum of probability distributions. In [34] , a method was described to separate the distribution into three regions concerning their supposed causes. A main body was identified, which can be described by a Gaussian distribution resulting from the parameter spread caused by the fabrication. Those values which obviously differ from the main body (Gaussian distribution) represent the lower and upper shift regions. Noise effects and environmental influences on the measurement were supposed to be the origin for the lower shift. Due to imperfect magnetic shielding, the critical current of a few Josephson tunnel junctions may be decreased in our measurements. The upper shift region includes only very few counts and was not analyzed further. A normal probability plot was used in [34] to distinguish the three regions.
The histogram in Fig. 3 shows only the lower shift data and the main body data, but no upper shift data. To identify the changeover between both regions, we used the extreme value theory [35] , which addresses probability deviations with outliers. Fig. 4 shows an extreme value probability plot (Gumble distribution) of the measured data and the fit function. Because of the scale of the y-axis, the Gumble function appears as straight line, and each difference of the experimental results from the fit can be easily identified.
With this method, we separate the main body data from the lower shift data, which are influenced by noise and environmental influences. As a result, we can plot a purged Gaussian function of the main body data. Fig. 5 shows the purged histogram with the Gaussian fit with a mean value of I C of 242 μA and a σ of 3.1 μA or 1.3%. To enable this approach, we define a layout size of the building block, electrical rules for intercell connections, and a common power supply. The standard cell size is 100 μm × 100 μm. To avoid bias current redistribution between cells, we define, as a design constraint, the quantum mechanical phase difference ϕ between the signal lines and ground to be constant. For a bias current I B and a critical current of I C , we define this phase difference to be ϕ = arcsin(I B /I C ) = arcsin (0.7).
In the standard cell library, the supply voltage is 2.5 mV. For lower power consumption, we implemented cells with reduced supply voltages of 1 mV and 250 μV [24] . The I/O terminals of these cells may be connected without any restrictions, even when different supply voltages are utilized.
The cell characterization is done by automatic bit-error rate (BER) measurements. The BER measurement is performed by placing the cell in a test bench; as an example, Fig. 6 shows the DFF cell test bench. It consists of two input dc/SFQ converters for the generation of the SFQ pulses for data and clock and an output SFQ/dc converter. To enable a unified test environment for BER measurement, the JTLs connect the DFF with the converters. Building blocks for transmission, logic operation, and latching are simulated, optimized, and characterized by analog circuit simulations. Once each cell is successfully characterized and verified, a description code for high-level simulation can be applied to compose more complex circuits. Table IV shows the parameters of cells from our design kit.
V. CIRCUIT ANALYSIS
A. Low-Speed Analysis of Shift Registers
Shift registers are the standard digital test circuits for advanced process monitoring in superconductor electronics [38] . They consist of a chain of DFFs and a clocking network. The clock input of the DFF is connected to an SPL cell. Fig. 7 illustrates the circuit of the shift register basic element with an enhanced cell size of 100 μm × 125 μm.
We demonstrate a 32-b shift register which is divided into four blocks of 8 b each. Since the aim of this particular design is technology monitoring, we use a counterflow clock architecture to avoid any influence of critical timing. Any parameter variation can be directly seen in the measured margins for the bias supply. The complete test circuit for technology monitoring is shown in Fig. 8 .
The active area for the shift register is 0.9 mm × 1 mm and includes 396 Josephson tunnel junctions. The nominal bias current I B of one block is 11.0 mA. On average, the recent fabrication process provides a margin for I B of ±19%. A screenshot of a typical function test is shown in Fig. 9 . 
B. On-Chip High-Speed Test of Binary Counters
The intended very high speed of RSFQ logic of about 100 GHz requires very expensive equipment for direct function testing. One way of overcoming this problem is to use on-chip test benches, which are operating at high speed on chip and are controlled by low-speed equipment [39] . The on-chip test benches help to develop the design kit in an economical way. As an example, Fig. 10 shows a ring oscillator test, which includes a binary 3-b counter and a digital clock multiplier. Once the circuit is initialized by feeding in a trigger SFQ into the ring, the clock multiplier generates a train of eight SFQs with a nominal pulse frequency of 32 GHz. This high-frequency SFQ sequence drives the first TFF of the 3-b counter. After all eight SFQs are received, the counter creates an overflow resulting in one SFQ output. This SFQ is transferred back to the input of the clock multiplier, and the process repeats. The measured cycle frequency is about 2.1 GHz, which is caused mainly by a delay time of the three TFFs. The correct operation of the circuit is monitored by voltage average measurements. If the circuit operates correctly, a constant voltage can be measured. An error for 1 s corresponds to a BER of 6.7 × 10 −11 s −1 . The bias supply margin for BER < 10 −12 s −1 was measured to be −21% to +32%. At nominal bias, we did not observe any error within 50 min. This is equivalent to a BER < 2 × 10 −14 s −1 at 32 GHz. The tests demonstrate the successful application of the newly applied RSFQ fabrication process together with the design kit for the realization of high-speed logic with a speed of about 32 GHz.
VI. CONCLUSION
We have reported on the status of the fabrication technology for superconductor electronics at FLUXONICS Foundry. The fabrication process has recently undergone improvements along the lines specified by the European roadmap [29] . The characterization of Josephson tunnel junctions proves an on-chip spread of critical currents lower than 1.5%. A design kit of digital cells has been established and experimentally verified. Based on this design kit, a 32-b shift register circuit was assembled, fabricated, and analyzed by low-speed test (centered margin of ±19%). For high-speed testing, an on-chip test bench was used to analyze TFF cells at 32 GHz (margin: −21% to +32% at BER < 10 −12 s −1 . The results show the potential of the recent fabrication technology for superconductor electronics at FLUXONICS Foundry to yield mixed-signal circuits for future multipixel arrays of smart superconductor sensors with greater levels of integration.
